POWER7
From Wikipedia, the free encyclopedia
| Power Architecture |
|---|
| Historical |
|
POWER • POWER1 • POWER2 • POWER3 • POWER4 • PowerPC-AS • PPC6xx • Gekko • AIM alliance |
| Current |
|
PowerPC • e200 • e300 • e500 • e600 • QorIQ • PA6T • POWER5 • POWER6 • PPC4xx • PowerPC 7xx • 7xxx • PPC970 • Cell • Xenon • Broadway |
| Future |
| Related Links |
|
RISC • System p • System i • Blue Gene • Power.org • PAPR • PReP • CHRP • more... |
POWER7 is a microprocessor currently under development at about a dozen IBM sites including IBM's Rochester, Austin and Böblingen laboratories as of April 2006[update]. The POWER7 is the successor to POWER6 and will be released in mid-2010.[1][2]
Contents |
[edit] Deployment
IBM will release POWER7 based Power Systems in 2010 and will also be available as upgrades to Power 570 and 595 systems. POWER7 will come in four, six or eight core versions.[3]
[edit] History
IBM won a $244 million DARPA contract in November 2006 to develop a petascale supercomputer architecture before the end of 2010 in the HPCS project. The contract also states that the architecture shall be available commercially. IBM's proposal, PERCS (Productive, Easy-to-use, Reliable Computer System), which won them the contract, is based on the POWER7 processor, AIX operating system and General Parallel File System.[4]
One feature that IBM and DARPA collaborated on is modifying the addressing and page table hardware to support global shared memory space for POWER7 clusters. This enables research scientists to program a cluster as if it were a single system, without using message passing. From a productivity standpoint, this is essential since most scientists are not conversant with MPI or other exotic parallel programming techniques used in clusters.[5]
Although it has been suggested that POWER7 and future AMD Opteron processors will share CPU socket layout, that convergence has never been confirmed by either IBM or AMD.[6][7]
[edit] Specifications
POWER7 will have these specifications:[8]
- 45 nm process
- 4.04 GHz clock speed
- max 2 chips per multi chip module
- max 517.1 GFLOPS per module
- max 258.6 GFLOPS per chip
- max 32.3 GFLOPS per core
- max 258.6 GFLOPS per chip
[edit] See also
[edit] References
- ^ "IBM outlines Power7 chip plan". ZDNet. July 22, 2009. http://news.zdnet.co.uk/hardware/0,1000000091,39689359,00.htm. Retrieved 2009-07-27.
- ^ "IBM's eight-core Power7 chip to clock in at 4.0GHz". The Register. July 11, 2008. http://www.theregister.co.uk/2008/07/11/ibm_power7_ncsa/. Retrieved 2009-08-05.
- ^ "IBM's POWER7 and Sun's Rainbow Falls, Unveiled". ExtremeTech. http://www.extremetech.com/article2/0,2845,2351946,00.asp. Retrieved 2009-08-26.
- ^ "Cray, IBM picked for U.S. petaflop computer effort". EETimes.com. http://www.eetimes.com/news/latest/showArticle.jhtml;jsessionid=3ZYLXC1ZK5OPMQSNDLSCKHA?articleID=195800001. Retrieved 2006-11-22.
- ^ a b "Hot Chips XXI Preview". Real World Technologies. http://realworldtech.com/page.cfm?ArticleID=RWT081209143650&p=2. Retrieved 2009-08-17.
- ^ "IBM Power 7 to be Opteron socket compatible". The Inquirer. http://www.theinquirer.net/default.aspx?article=38470. Retrieved 2007-03-25.
- ^ "IBM's Power7 chip going into Opteron motherboards". The Register. http://www.theregister.com/2006/09/22/ibm_power7_opteron/. Retrieved 2006-08-26.
- ^ "IBM in Education – Business & Technology Solutions". IBM. http://www.it.utah.edu/leadership/committees/IT_Managers/papers/IBMinEducation.ppt. Retrieved 2009-07-08.
